University Program Software Selection

Level One

Product
Conformal - GXL
Conformal Constraint Design - L
Conformal Constraint Design - XL
CCD Multi-Constraint Check option
Conformal Low Power - XL
Conformal Low Power GXL
Conformal ECO Designer

Product
Virtuoso® Quantus QRC Extraction - XL
Virtuoso® Quantus QRC Advanced Analysis GXL Option
Cadence® Quantus QRC Advanced Modeling GXL Option
Cadence® Quantus QRC Display Technology Option
Cadence® Quantus QRC Advanced Modeling20 GXL Option
Cadence® Quantus QRC Advanced Node Modeling Option

Product
Genus Low Power Option
Genus Physical Option
Genus CPU Accelerator Option
Genus Synthesis Solution

Product
Cadence® Framework Integration Runtime Option Virtuoso® Simulation Environment
Virtuoso® Schematic Editor HSPICE Interface
Dracula® Graphical User Interface
Cadence® SKILL Development Environment
Virtuoso® EDIF 200 Reader
Virtuoso® EDIF 200 Writer
Cadence® Design Framework Integrator’s Toolkit
Virtuoso® Schematic VHDL Interface
Virtuoso® Schematic Editor Verilog Interface
Virtuoso® Analog Oasis Run-Time Option
Cadence® OASIS for RFDE
Virtuoso® analog HSPICE HSPICE Interface
Virtuoso® AMS Designer Environment
Dracula® Physical Verification and Extractor Suite
Diva® Physical Verification and Extractor Suite
Virtuoso® Schematic Editor – XL
Virtuoso® Analog Design Environment – XL
University Program Software Selection

**Product**
- Virtuoso® Analog Design Environment – GXL
- Virtuoso® ADE Explorer
- Virtuoso® Visualization & Analysis XL
- Virtuoso® ADE Assembler
- Virtuoso® Variation Option
- Virtuoso® ADE Verifier
- Virtuoso® DFM Option
- Virtuoso® Layout Suite - GXL
- Virtuoso® Implementation Aware Design Option
- Virtuoso® System Design Platform
- Virtuoso® Layout Suite EAD
- Voltus-Fi Custom Power Integrity Solution - XL

**Product**
- Virtuoso® Advanced Node Framework

**Product**
- Incisive Functional Safety Simulator
- Verifault – XL Simulator
- Verifault – XL Slave Node License
- Enterprise Simulator - XL Interface for MTI
- Enterprise Simulator - XL Interface for VCS

**Product**
- Virtuoso® Digital Implementation
  - Innovus 20/16/14nm Option
  - Innovus Mixed Signal Option
  - Innovus High Frequency Route Option
  - Innovus Hierarchical Design Option
  - Innovus CPU Accelerator Option
  - Innovus Implementation System

**Product**
- JasperGold Automatic Formal linting App
- JasperGold Coverage APP Option
- JasperGold Formal Property Verification APP
- JasperGold Interactive Option
- JasperGold Formal Verification Platform
- JasperGold Sequential Equivalency Checking APP JasperGold Coverage Unreachability App
- JasperGold Verification Apps Option (Option to JGFVBASE)
University Program Software Selection

Product
Joules RTL Power Solution

Product
Virtuoso® Liberate Server
Virtuoso® Liberate Client
Virtuoso® Liberate LV Server
Virtuoso® Liberate LV Client

Product
Modus DFT Option
Modus Hierarchical Option
Modus ATPG

Product
Virtuoso® LDE analyzer Option
Innovus DFM Option
Litho Electrical Analyzer
Litho Physical Analyzer
Distributed Process for 8 CPUs
Cadence® Litho Hotspot Fixing Option

Product
Generator for Assura™ compatible verification decks
Generator for Diva® compatible verification decks
Error Cell Generator
Graphical Technology Editor
Pcell Generator

Product
Cadence® QuickView Layout and Mask Data Viewer
Cadence® QuickView Layout Data Viewer
Cadence® QuickView Sign-off Data Analysis Environment
University Program Software Selection

Product
Cadence® Physical Verification System Design Rule Checker XL
Cadence® Physical Verification System Layout vs. Schematic Checker XL
Cadence® Physical Verification System Programmable Electrical Checker
Cadence® Physical Verification System Programmable Electrical Checker XL
Cadence® Physical Verification System Results Manager
Cadence® Physical Verification System Design Analysis Option
Cadence® Physical Verification System Advanced Analysis Option
Cadence® Physical Verification System Advanced Device Option
Cadence® Physical Verification System Constraint Validator
Cadence® Physical Verification System Constraint Validator XL
Cadence® Physical Verification System Advanced Analysis Option
Cadence® Physical Verification System Advanced Device Option
Cadence® Physical Verification System Pattern Matching Option
Cadence® Physical Verification System Mask Rule Check Option
Cadence® Physical Verification System Results Viewer
Virtuoso® Integrated Physical Verification System Option for Layout Suite

Product
Allegro® Sigrity SI Base
Allegro® Sigrity PI Base
Allegro® Sigrity Power Aware SI Option
Allegro® Sigrity PKG-PCB SSO Voltus Suite
Allegro® Sigrity System Serial Link Option
Allegro® Sigrity Package Assessment and Extraction Option

Product
Allegro® Design Authoring High-Speed Option
Allegro® Design Authoring Multi-Style Option
Allegro® Design Authoring Team Design Option
Allegro® PCB Designer
Allegro® PCB High-Speed Option
Allegro® PCB Miniaturization Option
Allegro® PCB Symphony Team Design Option
Allegro® PCB Team Design Option
Allegro® PCB Analog/RF Option
Allegro® PCB Design Planning Option
Allegro® Pspice Systems Option
Cadence® 3D Design Viewer
Allegro® 2 FPGA System Planner Option
Allegro® ASIC Prototyping with FPGA’s
Allegro® AMS Simulator1
Allegro® PCB Routing Option
Allegro® PCB Librarian - XL
Allegro® Physical Viewer
OrbitIO
Cadence® SiP Layout – XL
University Program Software Selection

**Product**
Spectre Characterization Simulator Option  
Spectre® RelXpert Reliability Simulator  
Interactive mode for Spectre® using Python/TCL  
Spectre AMS Designer  
Spectre Multi-Mode Simulation with AMS  
Virtuoso® Multi-mode Simulation Power Option  
Virtuoso® Multi-mode Simulation CPU Accelerator option  
Spectre Extensive Partitioned Simulator

**Product**
Tempus Timing Signoff Solution – L  
Tempus Timing Signoff Solution – XL  
Tempus Timing Signoff Solution TSO  
Tempus Timing Signoff Solution MP  
Voltus IC Power Integrity Solution-XL (VTS-XL)  
Voltus IC Power Integrity Solution Adv Analysis GXL Option (VTS-AA)  
Voltus- IC Power Integrity – MP

**Product**
Stratus HLS – XL

**Product**
vManager Project Server  
vManager Linux Client

**Product**
Indago Embedded Software Debug App  
Xcelium Single Core  
Xcelium Digital Mixed Signal Option
### University Program Software Selection

#### Level Two

<table>
<thead>
<tr>
<th>Product</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Allegro® Sigrity SI Base</td>
<td></td>
</tr>
<tr>
<td>Allegro® Sigrity PI Base</td>
<td></td>
</tr>
<tr>
<td>Allegro® Sigrity Power Aware SI Option</td>
<td></td>
</tr>
<tr>
<td>Allegro® Sigrity PKG-PCB SSO Voltus Suite</td>
<td></td>
</tr>
<tr>
<td>Allegro® Sigrity System Serial Link Option</td>
<td></td>
</tr>
<tr>
<td>Allegro® Sigrity Package Assessment and Extraction Option</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Product</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Allegro® Design Authoring High-Speed Option</td>
<td></td>
</tr>
<tr>
<td>Allegro® Design Authoring Multi-Style Option</td>
<td></td>
</tr>
<tr>
<td>Allegro® Design Authoring Team Design Option</td>
<td></td>
</tr>
<tr>
<td>Allegro® PCB Designer</td>
<td></td>
</tr>
<tr>
<td>Allegro® PCB High-Speed Option</td>
<td></td>
</tr>
<tr>
<td>Allegro® PCB Miniaturization Option</td>
<td></td>
</tr>
<tr>
<td>Allegro® PCB Symphony Team Design Option</td>
<td></td>
</tr>
<tr>
<td>Allegro® PCB Team Design Option</td>
<td></td>
</tr>
<tr>
<td>Allegro® PCB Analog/RF Option</td>
<td></td>
</tr>
<tr>
<td>Allegro® PCB Design Planning Option</td>
<td></td>
</tr>
<tr>
<td>Allegro® Pspice Systems Option</td>
<td></td>
</tr>
<tr>
<td>Cadence® 3D Design Viewer</td>
<td></td>
</tr>
<tr>
<td>Allegro® 2 FPGA System Planner Option</td>
<td></td>
</tr>
<tr>
<td>Allegro® ASIC Prototyping with FPGA’s</td>
<td></td>
</tr>
<tr>
<td>Allegro® AMS Simulator</td>
<td></td>
</tr>
<tr>
<td>Allegro® PCB Routing Option</td>
<td></td>
</tr>
<tr>
<td>Allegro® PCB Librarian - XL</td>
<td></td>
</tr>
<tr>
<td>Allegro® Physical Viewer</td>
<td></td>
</tr>
<tr>
<td>OrbitIO</td>
<td></td>
</tr>
<tr>
<td>Cadence® SiP Layout – XL</td>
<td></td>
</tr>
</tbody>
</table>